Sunday, October 13, 2024

Skyworks’ Timing Solutions Meet Next-Generation PCIe Requirements

Skyworks Solutions, Inc., announced the evolution of its Si5332 family of high-performance clock generators, supporting the industry transition to PCI Express Generation 6 (PCIe 6.0). According to PCI-SIG, new applications including artificial intelligence, machine learning and edge computing are driving the need for higher performance and increased bandwidth interconnects for compute, switching and storage platforms in data centers1. The Si5332 product family from Skyworks supports PCIe 6.0 while maintaining backwards compatibility with older PCIe standards.

“PCIe 6.0 is the future of the data center, and Skyworks is helping IC suppliers design with confidence when they make the transition to the latest PCIe standard”

“PCIe 6.0 is the future of the data center, and Skyworks is helping IC suppliers design with confidence when they make the transition to the latest PCIe standard,” said James Wilson, vice president and general manager of timing products at Skyworks. “Drawing from our decades of expertise in providing high-performance, low-jitter timing solutions for high-speed serial interconnect applications, we have qualified our Si5332 family to provide reference timing for the newest PCIe 6.0 applications.”

Also Read: O-RAN ALLIANCE Advances Testing and Integration with Successful O-RAN Global PlugFest Fall 2022

PCIe 6.0 increases data rates to 64GT/s and enables bandwidths as high as 256Gbps, effectively doubling the performance of PCIe 5.0. This latest upgrade to the PCIe standard ensures the high-speed interconnects used in data center applications do not become a bottleneck and complements the industry’s transition to 400G and 800G Ethernet. Unlike prior generations of the PCIe standard that used NRZ signalling, PCIe 6.0 uses PAM4 modulation to combine two bits into a single symbol with four amplitude levels. This approach doubles the transfer speed but degrades the eye diagram by replacing a single, large data eye with three smaller data eyes. Using a low jitter PCIe reference clock maximizes the PAM4 data eye opening and minimizes bit-error rate, which is necessary for faster transfer speeds.

SOURCE: Businesswire

Subscribe Now

    Hot Topics